Physical Design Engineer
Jumpstart Disruptive Innovations (JDI)
Singapore · Full Time
Be the first to apply
- Experience
- Any
- Salary
- —
- Openings
- 1
- Posted
- 7 saat önce
- Work mode
- In office
- Eligibility
- Open to Vietnamese nationals with proficiency in English and willingness to relocate and work onsite in Singapore.
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
Job Overview
We are looking for a highly proficient Physical Design Engineer to join our team in Singapore, with Employment Pass sponsorship provided. This is a full-time role focused on driving the physical design implementation of advanced semiconductor chips at 12nm, 6nm, 4nm, and smaller process nodes.
Key Responsibilities
- Take end-to-end ownership of netlist-to-GDS flow for physical design implementation of chips using 12nm to below 4nm process technologies.
- Manage physical design blocks containing 2-3 million instances by leading synthesis, automatic place and route (APR), and design signoff activities.
- Coordinate across multiple blocks (5-10+) to troubleshoot critical issues and provide technical guidance to block owners.
- Lead full-chip physical design efforts on complex hierarchical chips with over 20 million instances and 500+ macros, overseeing floorplanning, partitioning, and tapeout.
- Support designs at advanced nodes such as 7nm, 5nm, 3nm, and 2nm, focusing on optimizing performance, power efficiency, and area utilization.
Candidate Profile
- Practical experience handling large ASIC designs ranging from 100M to 400M gates.
- Proficient in electronic design automation (EDA) tools, preferably Cadence suite.
- Knowledgeable about CPU and DSP architecture and physical design optimization techniques.
- Expertise in place and route methodologies, Verilog simulation, static timing analysis (STA), and design rule/verifications checks such as DRC and LVS.
- Strong command of UNIX/Linux environments along with scripting skills.
- Experience working on cutting-edge technology nodes including 7nm, 5nm, 3nm, and 2nm is highly advantageous.
- Applicants must be Vietnamese nationals with good English communication skills and willing to relocate for onsite work in Singapore.
Additional Information
Employment Pass will be provided for the successful candidate to work in Singapore.
Please reach out for more details via email or Zalo contact.