This page was automatically translated and may contain errors. View in English.
HCLTech

Design Verification Engineer

HCLTech

Hyderabad, Telangana, India · 정규직

가장 먼저 지원하세요

경험
5~7세
샐러리
채용 공고
1
게시됨
1시간 전
작업 모드
사무실에서
교육
Bachelor's degree in Electrical Engineering or Computer Engineering or related field
적임
Any graduate may apply.
재개하다
신청 시 필수 사항

당신이 일하게 될 곳

직무 설명

About the Company

HCL Technologies is a global leader in technology, renowned for innovating over four decades and fostering a culture that values invention and customer focus. With R&D centers worldwide and over 197,000 professionals, they serve top enterprises globally, including many Fortune 500 companies, and promote diversity and sustainability.

Job Overview

We are looking for a driven Design Verification Engineer to join our team and ensure the functionality and quality of next-generation integrated circuits. You will engage in challenging projects utilizing your knowledge of advanced verification methodologies and tools.

Key Responsibilities

  • Create and execute detailed verification plans applying recognized industry methods like UVM.
  • Develop robust verification environments (testbenches) targeting comprehensive code coverage.
  • Use simulation platforms such as ModelSim, Cadence Incisive, or Synopsys VCS to validate RTL designs.
  • Investigate and resolve verification errors to pinpoint design faults.
  • Work closely with RTL designers to fix functional defects and verify updated designs against requirements.
  • Participate in code assessments and maintain coding standard compliance.
  • Keep abreast of emerging verification tools and techniques.

Required Qualifications

  • Bachelor's degree in Electrical or Computer Engineering or related discipline; Master's degree preferred.
  • 5 to 7 years of experience in ASIC or SoC design verification.
  • Strong grasp of digital design fundamentals including combinational and sequential logic.
  • Experienced in developing and debugging intricate verification environments.
  • Skilled in Verilog or VHDL and knowledgeable of methodologies such as UVM.
  • Experience with simulation software and scripting languages (Python, Perl) is advantageous.
  • Excellent problem-solving abilities along with strong communication and teamwork skills.

Benefits

  • Attractive remuneration and benefits package.
  • Opportunity to engage with cutting-edge technologies and projects.
  • Supportive, collaborative, and dynamic workplace culture.
  • Pathways for professional growth and advancement.

답변을 원하시면 남겨주세요. 다른 용도로는 사용하지 않습니다.

클릭하여 살펴보세요드래그 앤 드롭 또는 반죽 스크린샷

PNG, JPG, GIF, MP4, WebM, MOV · 파일당 최대 20MB · 최대 5개 파일

🤖
온라인 · 즉각적인 AI 도움말