AMD

Staff Design Verification Engineer

AMD

Dublin, County Dublin, Ireland · Full Time

Be the first to apply

Experience
7+ yrs
Salary
Openings
1
Posted
10 કલાક પેહલા
Work mode
In office
Education
Bachelor's or Master's in Electronics/Computer/Electrical Engineering
Resume
Required to apply

Where you'll work

Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.

Job description

About AMD and Role Overview

AMD is dedicated to creating cutting-edge products that drive next-generation computing in areas such as AI, data centers, PCs, gaming, and embedded systems. With a culture rooted in innovation, collaboration, and inclusivity, AMD seeks to solve complex technological challenges through bold ideas and human creativity. Joining AMD means contributing to the future of AI and computing while advancing your career.

The Staff Design Verification Engineer will focus on verifying an advanced PCIe Controller Sub-System Design. The engineer will engage in developing and verifying power optimization technologies to be integrated into future AMD SoCs powering AI Training, Gaming Consoles, Servers, PCs, Graphics Cards, and VR devices. The role entails verifying critical IP blocks, ensuring interoperability at the subsystem level, balancing power and performance, and creating sophisticated testbenches utilizing state-of-the-art verification approaches.

Key Responsibilities

  • Execute functional and power verification from initial test planning through to sign-off.
  • Coordinate with architects and design teams to gain deep understanding of IP functionality.
  • Develop, implement, and review comprehensive test plans.
  • Verify complex high-speed digital designs using coverage-driven random testing, directed tests, and formal verification methods.
  • Manage the entire verification process for one or more subsystem IP features, ensuring coverage convergence and closure.
  • Construct testbench components and create reusable tests and sequence libraries employing Object-Oriented Programming within UVM methodology.
  • Participate in and lead code reviews to maintain quality and standards.
  • Provide technical leadership including owning verification blocks from inception through to completion and official sign-off.

Preferred Experience and Skills

  • Knowledge of low power verification techniques and UPF methodology is highly advantageous.
  • Familiarity with PC system architectures such as PCI Express, SATA, USB, Ethernet, HyperTransport, DDR, and bus/interface protocols like AXI, AHB, AMBA, OCP, and PIPE.
  • Experience applying AI techniques to enhance verification workflows.
  • Skills in simulation profiling, optimization, acceleration technologies, and HLS processes.
  • Ability to independently manage and meet deadlines for complex projects.
  • Strong communication, time management, and presentation capabilities.
  • Proficiency in scripting languages including Perl, Ruby, Makefile, and shell scripting.
  • A track record of verifying commercially successful IPs, subsystems, or SoCs.
  • Expertise in mentoring and leadership that positively impacts team culture and morale.
  • Mastery of SystemVerilog and UVM methodologies.
  • Competence in object-oriented programming, scripting languages such as Ruby, Python, Perl, along with low-level programming.

Academic Credentials

  • Bachelor’s or Master’s degree in Electronics, Computer, or Electrical Engineering with over seven years of pertinent design verification experience.

Location and Working Conditions

  • Primary work location is Cork, Ireland.
  • Secondary location option is Dublin, Ireland.
  • This is an onsite, full-time position.

Diversity and Inclusion

AMD is an equal opportunity employer that values diversity and inclusion. All qualified applicants will be considered without discrimination based on protected characteristics. Accommodations for applicants will be provided throughout the recruitment process as necessary.

Additional Information

AMD may utilize Artificial Intelligence to assist in applicant screening, assessing, or selection according to its Responsible AI Policy.

Level

Mid

Minimum education

Master's Degree

Tools & software

SystemVerilog required

How they work

Communication Teamwork & Collaboration Attention to Detail Time Management Leadership

Leave it if you'd like a reply — we won't use it for anything else.

Click to browse, drag & drop, or paste a screenshot

PNG, JPG, GIF, MP4, WebM, MOV · Max 20MB each · Up to 5 files

🤖
Online · instant AI help